Àû²©¡¤(¼¯ÍÅ)ÓÐÏÞ¹«Ë¾¹ÙÍø

λÖãºMC9S12E128VFC > MC9S12E128VFCÏêÇé

MC9S12E128VFCÖÐÎÄ×ÊÁÏ

³§¼ÒÐͺÅ

MC9S12E128VFC

Îļþ´óС

3156.05Kbytes

Ò³ÃæÊýÁ¿

606Ò³

¹¦ÄÜÃèÊö

HCS12 Microcontrollers

Êý¾ÝÊÖ²á

ÏÂÔصØÖ·Ò»ÏÂÔصØÖ·¶þµ½Ô­³§ÏÂÔØ

Éú²ú³§ÉÌ

Freescale Semiconductor, Inc

¼ò³Æ

freescale¡¾·É˼¿¨¶û¡¿

ÖÐÎÄÃû³Æ

·É˼¿¨¶û°ëµ¼Ìå¹ÙÍø

LOGO

MC9S12E128VFCÊý¾ÝÊÖ²á¹æ¸ñÊéPDFÏêÇé

Introduction

The MC9S12E128 is a 112/80/64 pin low cost general purpose MCU comprised of standard on-chip peripherals including a 16-bit central processing unit (HCS12 CPU), up to 128K bytes of Flash EEPROM, up to 8K bytes of RAM, three asynchronous serial communications interface modules (SCI), a serial peripheral interface (SPI), an Inter-IC Bus (IIC), three 4-channel 16-bit timer modules (TIM), a 6-channel 15-bit Pulse Modulator with Fault protection module (PMF), a 6-channel 8-bit Pulse Width Modulator (PWM), a 16-channel 10-bit analog-to-digital converter (ADC), and two 1-channel 8-bit digital-to-analog converters (DAC). The MC9S12E128 has full 16-bit data paths throughout. The inclusion of a PLL circuit allows power consumption and performance to be adjusted to suit operational requirements. In addition to the I/O ports available on each module, 16 dedicated I/O port bits are available with Wake-Up capability from STOP or WAIT mode. Furthermore, an on chip bandgap based voltage regulator (VREG) generates

the internal digital supply voltage of 2.5V (VDD) from a 3.135V to 5.5V external supply range.

Features

? 16-bit HCS12 CORE

¡ª HCS12 CPU

¨C i. Upward compatible with M68HC11 instruction set

¨C ii. Interrupt stacking and programmer¡¯s model identical to M68HC11

¨C iii. Instruction queue

¨C iv. Enhanced indexed addressing

¡ª Module Mapping Control (MMC)

¡ª Interrupt control (INT)

¡ª Background Debug Module (BDM)

¡ª Debugger (DBG12) including breakpoints and change-of-flow trace buffer

¡ª Multiplexed External Bus Interface (MEBI)

? Wake-Up interrupt inputs

¡ª Up to 16 port bits available for wake up interrupt function with digital filtering

? Memory Options

¡ª 32K, 64K or 128K Byte Flash EEPROM

¡ª 2K, 4K or 8K Byte RAM

? Two 1-channel Digital-to-Analog Converters (DAC)

¡ª 8-bit resolution

? Analog-to-Digital Converter (ADC)

¡ª 16-channel module with 10-bit resolution

¡ª External conversion trigger capability

? Three 4-channel Timers (TIM)

¡ª Programmable input capture or output compare channels

¡ª Simple PWM mode

¡ª Counter modulo reset

¡ª External event counting

¡ª Gated time accumulation

? 6 PWM channels (PWM)

¡ª Programmable period and duty cycle

¡ª 8-bit 6-channel or 16-bit 3-channel

¡ª Separate control for each pulse width and duty cycle

¡ª Center-aligned or left-aligned outputs

¡ª Programmable clock select logic with a wide range of frequencies

¡ª Fast emergency shutdown input

? 6-channel Pulse width Modulator with Fault protection (PMF)

¡ª Three independent 15-bit counters with synchronous mode

¡ª Complementary channel operation

¡ª Edge and center aligned PWM signals

¡ª Programmable dead time insertion

¡ª Integral reload rates from 1 to 16

¡ª Four fault protection shut down input pins

¡ª Three current sense input pins

? Serial interfaces

¡ª Three asynchronous serial communication interfaces (SCI)

¡ª Synchronous serial peripheral interface (SPI)

¡ª Inter-IC Bus (IIC)

? Clock and Reset Generator (CRG)

¡ª Windowed COP watchdog

¡ª Real Time interrupt

¡ª Clock Monitor

¡ª Pierce or low current Colpitts oscillator

¡ª Phase-locked loop clock frequency multiplier

¡ª Self Clock mode in absence of external clock

¡ª Low power 0.5 to 16Mhz crystal oscillator reference clock

? Operating frequency

¡ª 50MHz equivalent to 25MHz Bus Speed

? Internal 2.5V Regulator

¡ª Input voltage range from 3.135V to 5.5V

¡ª Low power mode capability

¡ª Includes low voltage reset (LVR) circuitry

¡ª Includes low voltage interrupt (LVI) circuitry

? 112-Pin LQFP or 80-Pin QFP or 64-Pin QFN package

¡ª Up to 90 I/O lines with 5V input and drive capability (112 pin package)

¡ª Up to two dedicated 5V input only lines (IRQ and XIRQ)

¡ª Sixteen 3.3V/5V A/D converter inputs

? Development Support.

¡ª Single-wire background debugTM mode

¡ª On-chip hardware breakpoints

¡ª Enhanced debug features

MC9S12E128VFC¹©Ó¦ÉÌ...

¸üÐÂʱ¼ä£º2025-3-24 9:57:00
¹©Ó¦ÉÌ ÐͺŠƷÅÆ ÅúºÅ ·â×° ¿â´æ ±¸×¢ ¼Û¸ñ
ÉîÛÚÊÐÓÀ±´¶û¿Æ¼¼ÓÐÏÞ¹«Ë¾
MC9S12E128VFC
FREESCALE
23+
NA
19960
Ö»×ö½ø¿ÚÔ­×°,Öն˹¤³§Ãâ·ÑËÍÑù
ÉîÛÚÊаÄÒÚоµç×ӿƼ¼ÓÐÏÞ¹«Ë¾
MC9S12E128VFUE
FREESCALE
0848+PBF
QFP
60
ÏÖ»õ
ÉîÛÚÊк㴴´ïʵҵÓÐÏÞ¹«Ë¾
MC9S12E128VFUE
FREESCALE
17+
QFP80
6200
100%Ô­×°ÕýÆ·ÏÖ»õ
ÉîÛÚÊи£°²ê±¿Æ¼¼ÓÐÏÞ¹«Ë¾
MC9S12E128VFUE
FREESCALE
25+
QFP32
4500
±£Ö¤Óлõ!ÖÊÓżÛÃÀ!»¶Ó­²éѯ!!
ÉîÛÚÊÐÐÇÓÓµç×ÓÓÐÏÞ¹«Ë¾
MC9S12E128VFUE
FREESCALE
07+
QFP80
280
È«ÐÂÔ­×°¾ø¶Ô×Ô¼º¹«Ë¾ÏÖ»õÌؼÛ!
ÉîÛÚÊкëΪµç×ÓÓÐÏÞ¹«Ë¾
MC9S12E128VFUE
Freescale
24+
80-PQFP
252
Ô­×°ÏÖ»õ¼ÙÒ»·£Ê®
ÉîÛÚÊÐÒã´´ÌÚµç×ӿƼ¼ÓÐÏÞ¹«Ë¾
MC9S12E128VFUE
FREESCALE
QFP80
2000
ÕýÆ·Ô­×°--×Ô¼ÒÏÖ»õ-ʵµ¥¿É̸
ÉîÛÚÊпƺãΰҵµç×ÓÓÐÏÞ¹«Ë¾
MC9S12E128VFUE
FREESCALE
2016+
QFP
6528
Ö»×ö½ø¿ÚÔ­×°ÏÖ»õ!¼ÙÒ»ÅâÊ®!
ÉîÛÚÊÐöÎÓîÑîµç×ӿƼ¼ÓÐÏÞ¹«Ë¾
MC9S12E128VFUE
FREESCALE
2020+
QFP80
35000
е½Ô­×°»õ,רӪϵÁÐ:²éѯÇëQÎÒ
ÉîÛÚÊÐҼо´´¿Æ¼¼ÓÐÏÞ¹«Ë¾
MC9S12E128VFUE
FREESCALE
22+
QFP8014142.2
2000
Ô­×°ÏÖ»õ¿â´æ.¼Û¸ñÓÅÊÆ

MC9S12E128VFC ²úÆ·Ïà¹ØÐͺÅ

  • AK4164D
  • AK43216384S
  • AK43616384S
  • AK5464D
  • AK6164D
  • AK63616384S
  • AK6916384S
  • BS616UV2019DCP10
  • BS62LV4006SC70
  • BS62LV4006TI70
  • HMC530LP5E
  • KBP106G
  • KBP151G_1
  • KBP153G
  • KBP156G
  • MBS2
  • MC9S12E128MFC
  • OPA2369
  • R1114D211A
  • R1114D271A
  • R1131D172B
  • R1131D192B
  • R1154H049B
  • R1514S109B
  • R1514S116B
  • R1515S100B
  • R3111X32XX
  • R3112N321A
  • R3113D321X
  • SC16C2550B_07

freescaleÏà¹Øµç·ͼ

  • FREQUENCYDEVICES
  • FRONTER
  • FRONTIER
  • FS
  • FSP
  • FTDI
  • Fuji
  • FUJIKIN
  • FUJIKURA
  • Fujitsu
  • FULLHAN
  • FUMAN

Freescale Semiconductor, Inc ·É˼¿¨¶û°ëµ¼Ìå

ÖÐÎÄ×ÊÁÏ: 31490Ìõ

·É˼¿¨¶û°ëµ¼Ìå(Freescale Semiconductor)ÊÇÈ«ÇòÁìÏȵİ뵼Ì幫˾£¬È«Çò×ܲ¿Î»ÓÚÃÀ¹úµÂÖݵİÂ˹͡ÊС£×¨×¢ÓÚǶÈëʽ´¦Àí½â¾ö·½°¸¡£·É˼¿¨¶ûÃæÏòÆû³µ¡¢ÍøÂç¡¢¹¤ÒµºÍÏû·Ñµç×ÓÊг¡£¬ÌṩµÄ¼¼Êõ°üÀ¨Î¢´¦ÀíÆ÷¡¢Î¢¿ØÖÆÆ÷¡¢´«¸ÐÆ÷¡¢Ä£Ä⼯³Éµç·ºÍÁ¬½Ó¡£·É˼¿¨¶ûµÄһЩÖ÷ÒªÓ¦ÓúÍÖÕ¶ËÊг¡°üÀ¨Æû³µ°²È«¡¢»ìºÏ¶¯Á¦ºÍÈ«µç¶¯Æû³µ¡¢ÏÂÒ»´úÎÞÏß»ù´¡ÉèÊ©¡¢ÖÇÄÜÄÜÔ´¹ÜÀí¡¢±ãЯʽҽÁÆÆ÷¼þ¡¢Ïû·ÑµçÆ÷ÒÔ¼°ÖÇÄÜÒƶ¯Æ÷¼þµÈ¡£ÔÚÈ«ÊÀ½çÓµÓжà¼ÒÉè¼Æ¡¢Ñз¢¡¢ÖÆÔìºÍÏúÊÛ»ú¹¹¡£Gregg LoweÊÇ×ܲüæCEO£¬¸Ã¹«Ë¾ÔÚŦԼ֤ȯ½»Ò×Ëù¹ÉƱ´úÂë(NYSE)£ºFSL£¬ÔÚ2013ÄêͶÈëÁË7.55ÒÚÃÀÔªµÄÑз¢¾­·Ñ£¬Õ¼È«Äê¾»ÏúÊÛ¶îµÄ18

¡¾ÍøÕ¾µØͼ¡¿¡¾sitemap¡¿
ÓÑÇéÁ´½Ó£ºÀÖÓãµç×Ó(ÖйúÇø)ÓÐÏÞ¹«Ë¾¹ÙÍø  BG´óÓÎ(¼¯ÍÅ)Ψһ¹Ù·½ÍøÕ¾  ACÃ×À¼(Öйú)ÌåÓý¹Ù·½ÍøÕ¾-AC Milan  evoÊÓѶ¡¤(ÖйúÇø)¹Ù·½ÍøÕ¾  ÓŵÂ88(ÖйúÇø)¹Ù·½ÍøÕ¾  MILEÃ×ÀÖ¼¯ÍÅ|Home  ¿áÓÎ-KUÓÎƽ̨µÇ¼  ½ðÄê»á|jinnianhui½ðÄê»á¡¤(½ð×ÖÕÐÅÆ)³ÏÐÅÖÁÉÏ