Àû²©¡¤(¼¯ÍÅ)ÓÐÏÞ¹«Ë¾¹ÙÍø

1.1 Features

The i.MX RT1060 processors are based on Arm Cortex-M7 Core Platform, which has the following

features:

? Supports single Arm Cortex-M7 Core with:

¡ª 32 KB L1 Instruction Cache

¡ª 32 KB L1 Data Cache

¡ª Full featured Floating Point Unit (FPU) with support of the VFPv5 architecture

¡ª Support the Armv7-M Thumb instruction set

? Integrated MPU, up to 16 individual protection regions

? Tightly coupled GPIOs, operating at the same frequency as Arm Core

? Up to 512 KB I-TCM and D-TCM in total

? Frequency of 528 MHz

? Cortex M7 CoreSight? components integration for debug

? Frequency of the core, as per Table 10, Operating ranges, on page 24.

The SoC-level memory system consists of the following additional components:

¡ª Boot ROM (128 KB)

¡ª On-chip RAM (1 MB)

¨C 512 KB OCRAM shared between ITCM/DTCM and OCRAM

¨C Dedicate 512 KB OCRAM

? External memory interfaces:

¡ª 8/16-bit SDRAM, up to SDRAM-133/SDRAM-166

¡ª 8/16-bit SLC NAND FLASH, with ECC handled in software

¡ª SD/eMMC

¡ª SPI NOR/NAND FLASH

¡ª Parallel NOR FLASH with XIP support

¡ª Two single/dual channel Quad SPI FLASH with XIP support

? Timers and PWMs:

¡ª Two General Programmable Timers (GPT)

¨C 4-channel generic 32-bit resolution timer for each

¨C Each support standard capture and compare operation

¡ª Four Periodical Interrupt Timers (PIT)

¨C Generic 32-bit resolution timer