Àû²©¡¤(¼¯ÍÅ)ÓÐÏÞ¹«Ë¾¹ÙÍø

Description

The STM8S20xxx performance line 8-bit microcontrollers offer from 32 to 128 Kbytes Flash program memory. They are referred to as high-density devices in the STM8S microcontroller family reference manual.

Features

¡ö Core

¨C Max fCPU: up to 24 MHz, 0 wait states @

fCPU ¡Ü 16 MHz

¨C Advanced STM8 core with Harvard

architecture and 3-stage pipeline

¨C Extended instruction set

¨C Max 20 MIPS @ 24 MHz

¡ö Memories

¨C Program: up to 128 Kbytes Flash; data

retention 20 years at 55 ¡ãC after 10 kcycles

¨C Data: up to 2 Kbytes true data EEPROM;

endurance 300 kcycles

¨C RAM: up to 6 Kbytes

¡ö Clock, reset and supply management

¨C 2.95 to 5.5 V operating voltage

¨C Low power crystal resonator oscillator

¨C External clock input

¨C Internal, user-trimmable 16 MHz RC

¨C Internal low power 128 kHz RC

¨C Clock security system with clock monitor

¨C Wait, active-halt, & halt low power modes

¨C Peripheral clocks switched off individually

¨C Permanently active, low consumption

power-on and power-down reset

¡ö Interrupt management

¨C Nested interrupt controller with 32

interrupts

¨C Up to 37 external interrupts on 6 vectors

¡ö Timers

¨C 2x 16-bit general purpose timers, with 2+3

CAPCOM channels (IC, OC or PWM)

¨C Advanced control timer: 16-bit, 4 CAPCOM

channels, 3 complementary outputs, dead

time insertion and flexible synchronization

¨C 8-bit basic timer with 8-bit prescaler

¨C Auto wakeup timer

¨C Window watchdog, independent watchdog

¡ö Communications interfaces

¨C High speed 1 Mbit/s active beCAN 2.0B

¨C UART with clock output for synchronous

operation - LIN master mode

¨C UART with LIN 2.1 compliant, master/slave

modes and automatic resynchronization

¨C SPI interface up to 10 Mbit/s

¨C I2C interface up to 400 Kbit/s

¡ö 10-bit ADC with up to 16 channels

¡ö I/Os

¨C Up to 68 I/Os on an 80-pin package

including 18 high sink outputs

¨C Highly robust I/O design, immune against

current injection

¨C Development support

¨C Single wire interface module (SWIM) and

debug module (DM)

¡ö 96-bit unique ID key for each device